Find

For students
For PhDs
For employees

Department of Electrical and Computer Engineering

Publications

Sort by: Date | Author | Title

Fernández Khatiboun, D., Rezaeiyan, Y., Ronchini, M., Sadeghi, M., Zamani, M. & Moradi, F. (2023). Digital Hardware Implementation of ReSuMe Learning Algorithm for Spiking Neural Networks. In 2023 45th Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC) IEEE. https://doi.org/10.1109/EMBC40787.2023.10340282

Fernández Khatiboun, D., Richter, S., Piozin, C., Rezaeiyan, Y. & Moradi, F. (2025). Scalable Low-Power Hardware Architecture for Spike-Timing-Dependent SNN Learning Algorithms. 5-9. Paper presented at 2025 23rd IEEE Interregional NEWCAS Conference, Paris, France. https://doi.org/10.1109/NewCAS64648.2025.11107177

Farkhani, H., Peiravi, A. & Moradi, F. (2015). A New Write Assist Technique for SRAM Design in 65nm CMOS Technology. Integration, 50, 16-27. https://doi.org/10.1016/j.vlsi.2015.01.001

Farkhani, H., Peiravi, A. & Moradi, F. (2014). A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology. Microelectronics Journal, 45(11), 1556-1565. https://doi.org/10.1016/j.mejo.2014.09.006

Farkhani, H., Peiravi, A., Madsen, J. K. & Moradi, F. (2014). Comparative study of FinFETs versus 22nm bulk CMOS technologies: SRAM design perspective. In 27th IEEE International System on Chip Conference: SOCC 2014 (pp. 449-454). Article 6948971 IEEE Computer Society Press. https://doi.org/10.1109/SOCC.2014.6948971

Farkhani, H., Peiravi, A. & Moradi, F. (2016). Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique. I E E E Transactions on Very Large Scale Integration (VLSI) Systems, 24(4), 1593-1597. Article 7208896. https://doi.org/10.1109/TVLSI.2015.2459726

Farkhani, H., Peiravi, A., Madsen, J. K. & Moradi, F. (2015). Symmetric Write Operation for 1T-1MTJ STT-RAM Cells Using Negative Bitline Technique. In Proceedings of the 28th IEEE International System on Chip Conference (SOCC) (Vol. 2015, pp. 215-220). IEEE. http://ieeexplore.ieee.org.ez.statsbiblioteket.dk:2048/xpl/articleDetails.jsp?arnumber=7406948&newsearch=true&queryText=10.1109%2FSOCC.2015.7406948%20

Farkhani, H., Peiravi, A., Madsen, J. K. & Moradi, F. (2015). STT-RAM Write Energy Consumption Reduction by Differential Write Termination Method. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS) (Vol. 2015, pp. 2936-2939). IEEE. https://doi.org/10.1109/ISCAS.2015.7169302

Farkhani, H., Tohidi, M., Peiravi, A., Madsen, J. K. & Moradi, F. (2017). STT-RAM energy reduction using self-referenced differential write termination technique. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(2), 476-487. Article 7522092. https://doi.org/10.1109/TVLSI.2016.2588585

Farkhani, H., Tohidi, M., Farkhani, S., Madsen, J. K. & Moradi, F. (2018). A Low-Power High-Speed Spintronics-Based Neuromorphic Computing System Using Real-Time Tracking Method. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 8(3), 627-638. Article 8309300. https://doi.org/10.1109/JETCAS.2018.2813389

Farkhani, H., Tohidi, M., Farkhani, S., Madsen, J. K. & Moradi, F. (2018). An Energy Efficient Neuromorphic Computing System Using Real Time Sensing Method. In 2017 IEEE Biomedical Circuits and Systems Conference, BioCAS 2017 - Proceedings: BioCAS (pp. 685-688). Article 7199 IEEE. https://doi.org/10.1109/BIOCAS.2017.8325233

Farkhani, H., Prejbeanu, I. L. & Moradi, F. (2019). LAS-NCS: A Laser-Assisted Spintronic Neuromorphic Computing System. IEEE Transactions on Circuits and Systems II: Express Briefs, 66(5), 838-842. Article 8675974. https://doi.org/10.1109/TCSII.2019.2908077

Farkhani, H., Böhnert, T., Tarequzzaman, M., Costa, D., Jenkins, A., Ferreira, R. & Moradi, F. (2019). Spin-Torque-Nano-Oscillator based neuromorphic computing assisted by laser. In Proceedings - 2019 14th IEEE International Conference on Design and Technology of Integrated Systems In Nanoscale Era, DTIS 2019 Article 8734967 IEEE. https://doi.org/10.1109/DTIS.2019.8734967

Farkhani, H., Böhnert, T., Tarequzzaman, M., Costa, J. D., Jenkins, A., Ferreira, R., Madsen, J. K. & Moradi, F. (2020). LAO-NCS: Laser Assisted Spin Torque Nano Oscillator-Based Neuromorphic Computing System. Frontiers in Neuroscience, 13, Article 1429. https://doi.org/10.3389/fnins.2019.01429

Fares, H., Ronchini, M., Zamani, M., Farkhani, H. & Moradi, F. (2022). In the realm of hybrid Brain: Human Brain and AI. ArXiv. https://doi.org/10.48550/arXiv.2210.01461

Fani, S. H., Peiravi, A., Farkhani, H. & Moradi, F. (2018). A novel TFET 8T-SRAM cell with improved noise margin and stability. In Proceedings - 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems: DDECS 2018 (pp. 39-44). IEEE. https://doi.org/10.1109/DDECS.2018.00014

Esmailbeygi, H., Hatamzadeh, E., Jafarabadi-Ashtiani, S. & Moradi, F. (2024). An Energy Efficient and High-Speed Data Telemetry Receiver Suitable for Simultaneous Inductive Power and Data Telemetry. In 2024 31st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2024 https://doi.org/10.1109/ICECS61496.2024.10849058

Esmailbeygi, H., Hatamzadeh, E. & Moradi, F. (2025). An Area-Efficient and Low-Power Switched Capacitor Integrator for Discrete-Time Delta Sigma Modulators.

Das, R., Moradi, F. & Heidari, H. (2020). Biointegrated and Wirelessly Powered Implantable Brain Devices: A Review. IEEE Transactions on Biomedical Circuits and Systems, 14(2), 343-358. Article 8960457. https://doi.org/10.1109/TBCAS.2020.2966920

Das, K. K., Soni, S., Moradi, F., Shreya, S. & Kaushik, B. K. (2024). Vortex Spin Torque Nano Oscillator-based PUF and TRNG Design for Lightweight Security Solutions. In 2024 8th IEEE Electron Devices Technology & Manufacturing Conference (EDTM) IEEE. https://doi.org/10.1109/EDTM58488.2024.10511353

Dahl, M. K., Hassan Hire, J., Zamani, M. & Moradi, F. (2024). Multimodal Temperature Sensing Using Electromechanical Impedance (EMI) for Structural Health Monitoring. IEEE Sensors Journal, 24(3), 3457-3464. https://doi.org/10.1109/JSEN.2023.3343779

Cao, T.-V., Wisland, D. T., Lande, T. S. & Moradi, F. (2012). Low phase-noise VCO utilizing modified symmetric load and partial positive feedback for FDSM. Analog Integrated Circuits and Signal Processing, 73(1), 151-160. https://doi.org/10.1007/s10470-011-9803-6

Böhnert, T., Rezaeiyan, Y., Claro, M. S., Benetti, L., Jenkins, A. S., Farkhani, H., Moradi, F. & Ferreira, R. (2023). Weighted spin torque nano-oscillator system for neuromorphic computing. Nature Communication Engineering, 2(1), Article 65. https://doi.org/10.1038/s44172-023-00117-9

Bagheriye, L., Toofan, S., Saeidi, R., Zeinali, B. & Moradi, F. (2018). A Reduced Store/Restore Energy MRAM-Based SRAM Cell for a Non-Volatile Dynamically Reconfigurable FPGA. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(11), 1708-1712. Article 8090896. https://doi.org/10.1109/TCSII.2017.2768409

Bagheriye, L., Toofan, S., Saeidi, R. & Moradi, F. (2018). Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs. I E E E Transactions on Very Large Scale Integration (VLSI) Systems, 26(6), 1051-1058. https://doi.org/10.1109/TVLSI.2018.2808140

Bagheriye, L., Toofan, S., Saeidi, R. & Moradi, F. (2018). A Novel Sensing Circuit with Large Sensing Margin for Embedded Spin-Transfer Torque MRAMs. In 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings: Proceedings (pp. 1-5). Article 8351577 IEEE. https://doi.org/10.1109/ISCAS.2018.8351577

Bagheriye, L., Toofan, S., Saeidi, R. & Moradi, F. (2019). Highly stable, low power FinFET SRAM cells with exploiting dynamic back-gate biasing. Integration, 65, 128-137. https://doi.org/10.1016/j.vlsi.2018.11.011

Baghaee Ivriq, S., Laursen, K., Møller Jørgensen, A., Mondal, T., Zamani, M., Rezaeiyan, Y., Corbett, B., Iversen, B. B. & Moradi, F. (2024). A System-Level Feasibility Study of a Lead-Free Ultrasonically Powered Light Delivery Implant for Optogenetics. Advanced Intelligent Systems , 6(3), Article 2300527. https://doi.org/10.1002/aisy.202300527

Asyaei, M. & Moradi, F. (2018). A domino circuit technique for noise-immune high fan-in gates. Journal of Circuits, Systems and Computers, 27(10), Article 1850151. https://doi.org/10.1142/S0218126618501517

Assarzadeh, M., Saberi, M., Tohidi, M. & Moradi, F. (2017). A Low-Power Time-Based Phase-Domain Analog-to-Digital Converter. In 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016: ICECS 2016 (pp. 21-24). Article 7841122 IEEE Press. https://doi.org/10.1109/ICECS.2016.7841122

Akbari, M., Hashemipour, O. & Moradi, F. (2017). Design and Analysis of an Ultra-Low-Power Second-Order Asynchronous Delta–Sigma Modulator. Circuits, Systems, and Signal Processing, 36(12), 4919-4936. https://doi.org/10.1007/s00034-017-0658-7

Akbari, M., Hashemipour, O. & Moradi, F. (2018). Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. I E E E Transactions on Very Large Scale Integration (VLSI) Systems, 26(9), 1812-1816. Article 8362694. https://doi.org/10.1109/TVLSI.2018.2830749

Akbari, M., Hashemipour, O., Khateb, F. & Moradi, F. (2018). An Energy-Efficient DAC Switching Algorithm Based on Charge Recycling Method for SAR ADCs. Microelectronics Journal, 82, 29-35. https://doi.org/10.1016/j.mejo.2018.10.011

Akbari, M., Hashemipour, O. & Moradi, F. (2018). A High Slew Rate CMOS OTA with Dynamic Current Boosting Paths. In 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings (Vol. 2018). Article 8350926 IEEE. https://doi.org/10.1109/ISCAS.2018.8350926

Akbari, M., Hashemipour, O., Nazari, M. & Moradi, F. (2019). A charge sharing–based switching scheme for SAR ADCs. International Journal of Circuit Theory and Applications, 47(7), 1188-1198. https://doi.org/10.1002/cta.2635

Displaying results 101 to 135 out of 135

3

Revised 13.11.2025

-

Farshad Moradi