Moradi, F., Tohidi, M., Zeinali, B. & Madsen, J. K. (2015).
8T-SRAM Cell with Improved Read and Write Margins in 65 nm CMOS Technology. I L. Claesen, M.-T. Sanz-Pascual, R. Reis & A. Sarmiento-Reyes (red.),
VLSI-SoC: Internet of Things Foundations: 22nd IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2014, Playa del Carmen, Mexico, October 6–8, 2014, Revised and Extended Selected Papers (Bind 464, s. 95-109). Springer.
https://doi.org/10.1007/978-3-319-25279-7_6